Verilog for all proposed RISC-V bitmanip instructions(github.com)3 points by blacksmythe 6 years ago | 0 commentsNo comments yet