Why aren't my two Cortex-A9 cores cache coherent? | Dark Hacker News