Also I have applied to ask them to add my project to their NGI Fediversity Fund. Here's what I entered:

1. Proposal Description:

  The Vita FPGA Architecture Subproject is licensed under The VitaSet License.

  The VitaSet License is a permissive license which does not offer any implied warranties and patent grants and does not require the inclusion of this license's text on binary and hardware forms of the source code that is licensed under this license.

  This is to prevent executables and computer chips from wasting resources on including license text, but for source code to keep copyright attribution, so that when source code access gets interrupted, no claim of copyright infringement can be made towards the developers, as the claimant would have the copyright header of this license.

  The Vita FPGA Architecture Verilog files VitaFPGAArchLogicBlock.v and VitaFPGAArchMemoryBlock.v are bugfree.

  Any Vita FPGA Architecture Logic Block can act as though it is an Vita FPGA Architecture Interconnect Block. Thus, any possible truth-table can be expressed with enough Vita FPGA Architecture Logic Blocks, Vita FPGA Architecture Interconnect Blocks and Vita FPGA Architecture Memory Blocks. Thus, any integrated circuit could run on the Vita FPGA Architecture, given enough Vita FPGA Architecture Logic Blocks, Vita FPGA Architecture Interconnect Blocks and Vita FPGA Architecture Memory Blocks are available.

2. Proposal Title:

  Vita FPGA Architecture Chip and Toolchain Investment Proposition

3. Former Contributions to the Open Source Space:

  I am the Founder and CEO of VitaSet LLC.

4. Former and current financial beneficiaries of your project, if any:

  Over $400 have been donated by my relatives to me during late 2023. No other funds have been raised.

5. Are there any open source projects that are similar to yours? List any that you know of that exist.

  https://github.com/efabless/clear - The Open Source FPGA ASIC. A open source Apache 2.0 eFPGA + VexRiscV CPU Chip that only sold a couple hundred physical computer chips before they stopped selling anymore through Tiny-Tapeout. I did not read their source code, my Vita FPGA Architecture was designed exclusively by me entirely from scratch. I have however read the GitHub Issues of the Clear FPGA Project and I see someone asking about the bugginess of the reset circuitry. My Vita FPGA Architecture is bug-free and permissively licensed under an open source license.

6. What Technical Challenges has your project overcome and might overcome in the future? List all that apply.

  Reducing the environmental waste caused by upgrading computer hardware, as simple software updates can be issued to update the FPGA Bitstreams instead of manufacturing new physical computer chips.

  Also, people can take advantage of the Vita FPGA Architecture to code up and use Hardware Accelerated Programs when computer chip transistors stop getting smaller.

7. How compatible is your open source project with the open source ecosystem?

  The Vita FPGA Architecture is synchronous clocked logic with an synchronous reset, so unlike the incompatibility of asynchronous integrated circuits, it will be compatible with the synchronous clocked ecosystem of commercial integrated circuits.

8. Upload your PGP Key (optional):

  I'll upload it tomorrow and it'll be available through this link: https://github.com/VitaSetLLC/VitaSetLLCAsymmetricPublicKey because this town ain't big enough for both of us.

Edit: No A.I. was used by me.

user:	VitaSetLLC
created:	May 21, 2026
karma:	2
about:	https://github.com/VitaSetLLC/VitaOS-Libre