| user: | dalance |
| created: | March 14, 2024 |
| karma: | 17 |
| 1. | |
| 2. | Veryl Simulator: Performance Comparison with Verilator(veryl-lang.org) |
| 3. | Veryl 0.20.0: logic synthesis and type inference are supported(veryl-lang.org) |
| 4. | Veryl 0.16.4 – A Modern HDL as Alternative to SystemVerilog(veryl-lang.org) |
| 5. | 298 days ago | discuss |
| 6. | |
| 7. | |
| 8. | |
| 9. | |
| 10. | |
| 11. | Veryl 0.16.0 – A Modern HDL as Alternative to SystemVerilog(veryl-lang.org) |
| 12. | |
| 13. | |
| 14. | |
| 15. | |
| 16. | Veryl 0.14.0 – A Modern HDL as Alternative to SystemVerilog(veryl-lang.org) |
| 17. | |
| 18. | Rust Document Translation Project(rust-lang-translations.org) |
| 19. | |
| 20. | |
| 21. | |
| 22. | |
| 23. | |
| 24. | |
| 25. | |
| 26. | Verylup 0.1.2 – the official installer for Veryl(veryl-lang.org) |
| 27. | Veryl 0.13.0 – A Modern HDL as Alternative to SystemVerilog(veryl-lang.org) |
| 28. | Veryl 0.12.0 – A New Hardware Description Language(veryl-lang.org) |
| 29. |